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Abstract
The use of simplification before generation techniques
to enable the approximate symbolic analysis of large ana-
log circuits is discussed. This paper introduces an error
control mechanism to drive the circuit reduction, which
overcomes the accuracy problems of previous approaches.
The features and efficiency of the new methodology are
demonstrated through several practical examples.
1. Introduction
Unlike SPICE-like simulators, in which all circuit
parameters are assigned a numerical value, symbolic ana-
lyzers handle circuits with symbolic parameters. The result
of their analysis task is obviously a symbolic expression of
the circuit characteristic at hand. One of the main limita-
tions of symbolic analyzers has been traditionally found in
the exponential increase of the expression length with the
circuit size [1]. On the one hand, this makes the symbolic
results very difficult to interpret or use. On the other, it con-
stitutes a drastic limitation to the maximum circuit size that
can be analyzed.
An important advance in the solution of these problems
has been achieved by the introduction of simplification
before and during generation techniques [1]. The role that
these techniques play within the symbolic analysis flow is
better understood by looking at Fig. 1. A typical analysis
problem starts from the small-signal model of the circuit.
Using some analysis technique (i.e., signal flow graphs,
MNA, etc.), a set of network equations, either in matrix or
graph form, is obtained. Simplification before generation
(SBG) techniques either eliminate entries from the circuit
matrix, or eliminate graph branches and contract graph
nodes, yielding a reduced matrix or graph which is much
easier to solve.
Once approximated, the resulting simplified system of
equations must be solved. The complete solution usually
* This work has been supported by the EU ESPRIT Program in the
Framework of the Project #21812 (AMADEUS) and the Spanish
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contains a huge number of insignificant contributions. Sim-
plification During Generation (SDG) techniques aim to
calculate directly an approximated solution, which con-
tains only the dominant contributions [1]-[3].
This paper focuses in the most critical part of an SBG
algorithm: an efficient and accurate mechanism to control
Fig. 1. Combination of simplification strategies in
the symbolic analysis flow.
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the error induced by the reduction process. Section 2
reviews previous work and introduces a new methodology
to solve the problems of reported approaches. The method-
ology is extensively tested with practical examples in Sec-
tion 3.
2. Simplification before generation
2.1. Background and previous work
The computational complexity of the solution algo-
rithms for a set of network equations grows exponentially
with the circuit size. And so does the complexity of the
resulting symbolic expressions.
However, there are usually large differences among the
relative contribution of the different circuit parameters to
the global circuit behavior. Negligible parameters make
computationally more expensive the solution of the set of
network equations and more difficult the interpretation of
the results.
Reported SBG approaches simplify the system of equa-
tions prior to address its solution. In [4],[5], device param-
eters are eliminated from the nodal admittance matrix
while the error induced is below a given threshold. In [6],
graph branches are pruned or graph nodes are contracted
while their contribution to the network function keeps
below some given error. Although these techniques exhibit
significant differences, they share a common feature: the
error induced by a matrix entry elimination, or by branch
pruning or node contraction in a graph, is evaluated at a
single or a finite number of frequency points.
Therefore, accuracy is not guaranteed at frequencies
different from those in the set of sampling frequencies, as
the practical example in Fig. 2 illustrates. This figure
shows the magnitude and phase errors at
, induced when sampling-based
SBG algorithms, like those in [4]-[6], are applied to the
integrator in Fig. 3. The magnitude and phase error specs
were  and  in the frequency range
. As Fig. 2 shows, the error specs are
met at the sampling frequencies, but exceeded at interme-
diate ones.
An obvious solution is to use a denser frequency sam-
pling, at least in the neighborhood of the poles and zeros of
the system. However, this increases noticeably the compu-
tational cost of the algorithm, on the one hand, and there is
not a systematic procedure on how dense should be the fre-
quency sampling to guarantee full accuracy in a frequency
range, on the other. The methodology presented herein
solves this problem by introducing error evaluation mech-
anisms which guarantee the required accuracy at any fre-
quency within a given range.
2.2. New SBG methodology
Our approach performs the approximation by replacing
those elements whose contribution (appropriately mea-
sured) to the network function is small, with a zero-admit-
tance (device removal) or zero-impedance element
(contraction of nodes).
The objective is to find the sequence of node contrac-
tions and device removals yielding the simplest circuit
(smallest number of nodes and branches) and whose
induced error keeps below some given threshold. First, it
must be decided if node contractions must be prioritized
over device removals or viceversa. After the SBG process,
the resulting simplified graph must be solved, commonly
by the application of a SDG process. The most efficient
SDG algorithms reported are based on the two-graph
method [7] and their computational complexity grows
much faster with the number of circuit nodes than with the
number of devices. Therefore, node contractions are prior-
itized in our algorithm.
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Fig. 2. Magnitude and phase errors of Fig. 3 at
 due to the application of an
SBG algorithm. Solid triangles denote the sampling
frequencies
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The different steps of the simplification algorithm are
graphically shown in Fig. 4. First, the contribution to the
transfer function of the contraction of the terminal nodes of
each device individually is computed individually and a
sorted list is built. The least significant contraction from
the list is picked and the induced magnitude and phase
errors are evaluated. If the allowed error is not exceeded
the node contraction is performed and all devices con-
nected in parallel are removed. The contraction process
continues iteratively with the following one in the sorted
list while the accumulated error in magnitude and phase
does not exceed the specified maximum errors. When the
contraction process is finished an analogous operation with
device removals is performed.
2.3. Error evaluation
As shown in Fig. 4, both, the node contraction and the
device removal processes start with an evaluation of the
contribution of each possible contraction or removal. That
means that the difference in magnitude and phase behavior
between the original circuit and a modified circuit in which
a pair of nodes have been contracted or a device has been
removed must be evaluated. Also, when each node contrac-
tion is tried it must be checked if the difference in magni-
tude and phase behavior between the original circuit and
the reduced circuit, in which the contraction at hand,
together with all previously accepted contractions have
been performed, exceeds the error specifications. A similar
test must be performed when each device removal is tried.
Our objective is to evaluate the maximum magnitude and
phase deviations for any frequency in a given range in all
error checking steps described above.
Let us denote  the network
function of the complete circuit with only the complex fre-
quency s as symbolic parameter, and
 the analogous network func-
tion of a simplified circuit in which the appropriate node
contraction(s) and/or device removal(s) have been per-
formed. The magnitude and phase errors are given by:
(1)
where subscripts r and i denote real and imaginary parts.
Therefore, the evaluation of the maximum magnitude
and phase errors requires:
• a technique to obtain the network functions
and  of (usually large) analog circuits, and
• an efficient technique to obtain the maxima of the
functions in (1) when ω varies within a given range.
The first problem can be solved by means of numerical
interpolation techniques [7]. An efficient interpolation
technique based on adaptive scaling able to handle large
analog circuits can be found in [8],[9].
Our solution for the second problem is based on the use
of interval analysis techniques [10].  and  in (1)
are univariate functions in ω, which can take any value
within the frequency interval , where  and
 are the lower and upper bounds of the interval, respec-
tively. The problem is solved if accurate estimates of the
lower and upper bounds of  and , when
, can be calculated. This computation, com-
monly known as the interval extension of  and ,
can make use of interval arithmetic operators. Substitution
of the real variable ω in (1) and real operators (addition,
product, quotient, etc.) by the corresponding interval vari-
ables and operators yields the so-called natural interval
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Fig. 4. Flow diagram of the SBG methodology.
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extension. Unfortunately, this computation usually yields
too conservative estimates of the maximum errors [11].
To solve this problem, the natural interval extension is
applied to the derivatives of (1). Although, the estimates of
the derivatives are also very conservative, the zero inclu-
sion in the resulting interval extension is enough to delimit
frequency subranges in which the maximum magnitude
and phase errors occur. Then, the exact frequency points
for which the maximum magnitude or phase errors occur in
those frequency subranges are easily calculated using the
Newton-Raphson method.
3. Experimental results
The efficiency and the complexity reduction capabilities
of the proposed SBG methodology are illustrated with the
circuits in Fig. 5(a)-(d) where the transistor models in
Fig. 5(e)-(f) were used. The maximum magnitude and
phase deviations allowed in the voltage gain were
 and  in the frequency range
. The complexity reduction achieved
(measured as the number of devices and nodes in the orig-
inal circuit versus those in the simplified circuit) and the
computation time are listed in Table 1.
A large, hierarchical example is the bandpass filter in
Fig. 6a. It is composed of four OTAs, whose transistor-
level schematic is shown in Fig. 6b, and one biasing OTA,
shown in Fig. 6c. When expanding the small-signal mod-
els, the resulting circuit model contains 45 nodes and 619
basic devices.
The magnitude and phase plots of the voltage transfer
function of this filter are shown in Fig. 7. A maximum cir-
cuit reduction is required with maximum magnitude and
phase deviations:
(2)
in . These magnitude and phase
constraints are shown together with the magnitude and
phase plots in Fig. 7.
The application of the SBG algorithm yields a reduced
circuit model containing only 31 nodes and 161 devices,
Fig. 5. (a) Simple BiCMOS opamp; (b)µA741
opamp; (c) µA725 opamp; (d) CMOS opamp; (e)
bipolar transistor model; and (f) MOS transistor
model.
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f 1Hz 1MHz,[ ]∈ Table 1. Statistics for the circuits in Fig. 5.
Circuits in Fig. 5(a) 5(b) 5(c) 5(d)
# nodes in
small-signal
model
original 21 76 85 26
simplified 6 16 18 7
# devices in
small-signal
model
original 50 221 229 253
simplified 11 48 52 22
CPU time (s.) 0.8 84 114 11
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vin
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Fig. 6. (a) Filter; (b) OTA schematic; and (c) bias-
ing OTA.
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∆mag 3dB±≤ ∆phase 5°±≤
f 100Hz 100MHz,[ ]∈
while the magnitude and phase plots of the simplified cir-
cuit keep within the specified error limits, as shown in
Fig. 7. One important feature is that all devices of the bias-
ing OTA are eliminated in the simplification process. This
fact demonstrates the capability of the SBG algorithm to
detect and eliminate subcircuits which do not belong to the
signal path and, therefore, do not affect the network func-
tion.
As illustration of the symbolic expression calculation
after the SBG step, Fig. 8 shows the voltage gain provided
by the complete SBG+SDG methodology applied to the
CMOS opamp in Fig. 5(d). This example shows the possi-
bility of generating very compact, interpretable expres-
sions for the main behavior characteristics of even large
building blocks.
Conclusions
This paper has introduced an accurate, but efficient,
simplification before generation methodology. Based on
its cooperative work with simplification during generation
techniques, very readable and interpretable symbolic anal-
ysis is achievable.
Its extremely good behavior allows to address its com-
bination with hierarchical decomposition strategies for
very large circuit analysis. It is also being used to develop
new methodologies for symbolic pole/zero extraction, with
the objective to provide additional insight into the circuit
behavior.
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Fig. 7.  Bode plots before and after the application
of the SBG algorithm to the filter in Fig. 6.
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Fig. 8. Symbolic expression for the voltage gain of
Fig. 5(d).
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